EPM7256AEQC208-10

BGA, High-performance, 3.3 V programmable logic device, Extended temperature range

Rated 5 Rating 5 | reviews | Write a review

Price:: US $14.00~15.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $14.00~15.00

PartNumber:: EPM7256AEQC208-10

Brand:: Altera Corporation - ALTR | Pack: BGA | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Zhao's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-11-17

From Other Seller

Part Number:EPM7256AEQC208-10
US $14.00 - 15.00
ECA1HHG100

US $10.00 - 10.00 / Piece
(0) Remove
A50L-0001-0175

US $100.00 - 100.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7256AEQC208-10 is a high density, highperformance device based on Altera second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM based device operates with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. EPM7256AEQC208-10 is compatible with the timing requirements for 33 MHz operation of the PCI Special Interest Group.

Parametrics

EPM7256AEQC208-10 absolute maximum ratings: (1)VCC Supply voltage With respect to ground: -0.5 to 4.6 V; (2)VI DC input voltage: -2.0 to 5.75 V; (3)IOUT DC output current, per pin: -25 to 25 mA; (4)TSTG Storage temperature No bias: -65 to 150 ℃; (5)TA Ambient temperature Under bias: -65 to 135 ℃; (6)TJ Junction temperature BGA, FineLine BGA, PQFP, and TQFP packages, under bias: 135 ℃.

Features

EPM7256AEQC208-10 features: (1)High performance 3.3-V EEPROM based programmable logic; (2)devices (PLDs) built on second-generation Multiple Array MatriX; (3)(MAXR) architecture; (4)3.3-V in-system programmability (ISP) through the built-in; (5)IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability: MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532; EPM7128A and EPM7256A device ISP circuitry compatible with; (6)IEEE Std. 1532; (7)Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1; (8)Supports JEDEC Jam Standard Test and Programming Language (STAPL): JESD-71; (9)Pin-compatible with the popular 5.0-V MAX 7000S devices; (10)High-density PLDs ranging from 600 to 10,000 usable gates; (11)Extended temperature range.